

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 0 833 439 A1

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
01.04.1998 Bulletin 1998/14(51) Int. Cl.<sup>6</sup>: H02P 8/12

(21) Application number: 97113903.5

(22) Date of filing: 12.08.1997


(84) Designated Contracting States:  
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE

(30) Priority: 03.09.1996 JP 252451/96

(71) Applicant:  
SHINDENGEN ELECTRIC MANUFACTURING  
COMPANY, LIMITED  
Tokyo (JP)(72) Inventors:  
• Horiguchi, Kenji  
10-13, Minamimachi, Hanno-shi (JP)  
• Nishi, Tomoaki  
10-13, Minamimachi, Hanno-shi (JP)(74) Representative:  
Henkel, Feiler, Hänzel  
Möhlstrasse 37  
81675 München (DE)

## (54) Synchronous driving method for inductive load and synchronous controller for h-bridge circuit

(57) In flowing a switching current through an inductive load ( $L_A$ ,  $L_B$ ) by means of an H-bridge circuit (4A, 4B), a control circuit (3A, 3B) and a timing signal generating circuit (7) are used to start a current supply operation in accordance with a driving period of a predetermined frequency, thereby increasing the current flowing through the inductive load ( $L_A$ ,  $L_B$ ). In reducing the current, a power source regeneration operation is performed during a power source regeneration period and a commutation operation is performed during a commutation period. The power source regeneration operation and the commutation operation are well balanced with each other, thereby making it possible to perform a high-frequency driving with a switching current having less ripple. Also, since the power source regeneration operation is performed in a long time in the case where the switching current level is reduced, it becomes possible to quickly reduce the current level down to a desired level.



the quick attenuation of a current flowing through the inductive load 131 at the time of switching of the current flowing through the inductive load 131 whereas the commutation current 143 can make the slow attenuation thereof.

However, in the case where the release of an energy stored in the inductive load 131 is tried in accordance with any one of the two method mentioned above, a way based on the regeneration current 142 has a demerit that the attenuation is too rapid with the result that the ripple of the switching current flowing through the inductive load 131 is too large. On the other hand, a way based on the commutation current 143 has a demerit that the attenuation is too gentle with the result that the followability in changing a switching current level flowing through the inductive load 131 is poor.

Also, when the driving by a switching current is tried in the case where there are a plurality of above-mentioned inductive loads 131 as in a two-phase stepping motor, there is a problem that in the case where frequencies for controlling respective currents flowing through the plurality of inductive loads are close to each other, beats are generated with the result that noises or vibrations become large.

## SUMMARY OF THE INVENTION

The present invention is made in order to solve the above-mentioned inconveniences of the prior art and aims at the provision of a technique with which a switching current flowing through an inductive load can be controlled to the optimum by combining a regeneration current and a commutation current.

Another object of the present invention is to provide a technique with which switching currents flowing through a plurality of inductive loads can be controlled to the optimum.

To solve the above problems, according to one aspect of the present invention, there is provided an inductive load driving method for controlling a current flowing an inductive load, said current being supplied in both forward and reverse directions by an H-bridge circuit including four semiconductor switching elements and flywheel diodes respectively connected to said semiconductor switching elements, said inductive load driving method comprising at least two of a current supplying step of turning two of said semiconductor switching elements on so as to supply a current from a power source to said inductive load; a commutation step of turning one of said semiconductor switching elements on so that energy stored in said inductive load causes a current flowing through said one of said semiconductor switching elements and one of said flywheel diodes; and a power source regeneration step of turning all of said semiconductor switching elements off so that energy stored in said inductive load causes a current flowing through two of said flywheel diodes; wherein said inductive load driving method further comprises the step of generating a timing signal having a predetermined frequency and indicative of a driving period to (i) start said current supplying step in accordance with a start of said driving period and stop said current supplying step when an amplitude of the current flowing through said inductive load becomes a predetermined value or more, (ii) start said power source regeneration step when said current supplying step is stopped before a predetermined time point and stop said power source regeneration step at said predetermined time period, and (iii) start said commutation step when said current supplying step or said current supplying step is stopped and stop said commutation step at an end of said driving period.

Further, according to one aspect of the present invention, there is provided an inductive load driving apparatus comprising: an H-bridge circuit, including four semiconductor switching elements and flywheel diodes respectively connected to said semiconductor switching elements, for supplying a current in both forward and reverse directions through said inductive load; a control circuit for controlling said H-bridge circuit to perform at least two of (i) a current supplying operation of turning two of said semiconductor switching elements on so as to supply a current from a power source to said inductive load, (ii) a power source regeneration operation of turning one of said semiconductor switching elements on so that energy stored in said inductive load causes a current flowing through said one of said semiconductor switching elements and one of said flywheel diodes, and (iii) a commutation operation of turning all of said semiconductor switching elements off so that energy stored in said inductive load causes a current flowing through two of said flywheel diodes; and a timing signal generating circuit for generating a timing signal having a predetermined frequency and indicative of a driving period so that said control circuit controls said H-bridge circuit to (i) start said current supplying operation in accordance with a start of said driving period and stop said current supplying operation when an amplitude of the current flowing through said inductive load becomes a predetermined value or more, (ii) start said power source regeneration operation when said current supplying operation is stopped before a predetermined time point and stop said power source regeneration operation at said predetermined time period, and (iii) start said commutation operation when said current supplying operation or said current supplying operation is stopped and stop said commutation operation at an end of said driving period.

## BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing the whole of an inductive load driving apparatus according to the present invention;

Fig. 2 shows the internal block of a control circuit and a timing signal generating circuit of the inductive load driving

The above-mentioned PHASE signal inputted from the exterior is connected to the input terminals of the NAND<sub>1</sub> and AND<sub>3</sub>, as it is. On the other hand, the PHASE signal is connected to the input terminals of the NAND<sub>2</sub> and AND<sub>4</sub> through inverters INV<sub>6</sub> and INV<sub>7</sub>, respectively. Thereby, when the PHASE signal is high, the set of the transistors Q<sub>2</sub> and Q<sub>4</sub> are placed into a condition in which they cannot be turned on whereas when the PHASE signal is low, the set of the transistors Q<sub>1</sub> and Q<sub>3</sub> are placed into a condition in which they cannot be turned on. Accordingly, there are neither the simultaneous turn-on of the transistor Q<sub>1</sub> and the transistor Q<sub>4</sub> nor the simultaneous turn-on of the transistor Q<sub>2</sub> and the transistor Q<sub>3</sub>. Namely, a control is made so that a through current flowing between the power source E and the ground potential without passing through the inductive load L<sub>A</sub> is not generated.

It is now assumed that the PHASE signal takes a high condition so that the turn-on of the transistors Q<sub>2</sub> and Q<sub>4</sub> is inhibited. In this state, the output conditions of the NAND<sub>1</sub> and AND<sub>3</sub> change in accordance with signals other than the PHASE signal, thereby controlling the transistors Q<sub>1</sub> and Q<sub>3</sub>.

The control circuit 3<sub>A</sub> has a reference power source VREF<sub>1</sub> for current comparison. The output of the reference VREF<sub>1</sub> and the output ( ⑤ ) of the current detecting resistor R<sub>SA</sub> are inputted to an inverted input terminal and a non-inverted input terminal of a comparator COMP<sub>1</sub>, respectively, and an output terminal of the COMP<sub>1</sub> is connected to the set terminal S of each of flip-flops FF<sub>1</sub> and FF<sub>2</sub>.

An output terminal Q of the FF<sub>1</sub> is connected to the input terminals of the NAND<sub>1</sub> and NAND<sub>2</sub> through an INV<sub>2</sub>, and an output terminal Q of the FF<sub>2</sub> is connected to the input terminals of the AND<sub>3</sub> and AND<sub>4</sub> through an INV<sub>3</sub>.

The truth table of the FF<sub>1</sub> and FF<sub>2</sub> is shown in the following Table 1.

S	R	Q
High	High	Low
High	Low	High
Low	High	Low
Low	Low	Low

Table 1. TRUTH TABLE OF FF<sub>1</sub> AND FF<sub>2</sub>

The FF<sub>1</sub> and FF<sub>2</sub> are constructed such that in a state in which the reset terminal R assumes a high condition, the output terminal Q takes a low condition irrespective of the condition of the set terminal S.

Now provided that the output voltage of the current detecting resistor R<sub>SA</sub> is below the output voltage of the reference power source VREF<sub>1</sub>, the output of the above-mentioned COMP<sub>1</sub> is low and hence the set terminals S of the FF<sub>1</sub> and FF<sub>2</sub> takes low conditions. Accordingly, the output terminals Q of the FF<sub>1</sub> and FF<sub>2</sub> are low. These low outputs are respectively inverted by the INV<sub>2</sub> and INV<sub>3</sub> so that the inverted high outputs are inputted to the NAND<sub>1</sub> and NAND<sub>2</sub> and the AND<sub>3</sub> and AND<sub>4</sub>, respectively.

At this time, since the PHASE signal assumes a high condition, the output of the NAND<sub>1</sub> is low and the output of the AND<sub>3</sub> is high. Therefore, the transistors Q<sub>1</sub> and Q<sub>3</sub> are both brought into turned-on conditions.

Thus, in the case where the voltage generated across the current detecting resistor R<sub>SA</sub> is lower than the output voltage of the VREF<sub>1</sub> so that the output of the COMP<sub>1</sub> is low and hence the output terminals Q of the FF<sub>1</sub> and FF<sub>2</sub> take low conditions, the transistors Q<sub>1</sub> and Q<sub>3</sub> are turned on so that a current is supplied from the power source E to the inductive load L<sub>A</sub>.

When the voltage supplied from the power source E increases so that the voltage generated across the current detecting resistor R<sub>SA</sub> exceeds the output voltage of the VREF<sub>1</sub>, the output of the COMP<sub>1</sub> is inverted from the low condition to a high condition. Thereby, the set terminals S of the FF<sub>1</sub> and FF<sub>2</sub> turn into high conditions.

As shown in Table 1 mentioned above, the FF<sub>1</sub> and FF<sub>2</sub> are constructed such that the condition of the output terminal Q can be controlled in accordance with the condition of the reset terminal R even if the set terminal S takes a high condition. The reset terminals R of the FF<sub>1</sub> and FF<sub>2</sub> are connected to the output terminals of the timing signal generating circuit 7. As a result, the output terminals Q of the FF<sub>1</sub> and FF<sub>2</sub> are controlled by the timing signal generating circuit 7 when the output of the COMP<sub>1</sub> is high.

Explaining the internal block of the timing signal generating circuit 7, the timing signal generating circuit 7 has an oscillator OSC, a comparator COMP<sub>2</sub>, a reference power source VREF<sub>2</sub> and an OR<sub>1</sub> and a connection is made such that the voltage of the above-mentioned timing condenser C<sub>T</sub> is inputted to the OSC.

The OSC has a circuit incorporated therein for charging and discharging the timing condenser C<sub>T</sub>. With the opera-

are both turned on so that there is performed a current supply operation in which a current is supplied from the power source E to the inductive load  $L_A$ .

If the reset terminal R takes the high condition, the output terminal Q takes the low condition irrespective of the condition of the set terminal S. Therefore, during the time when the rectangular wave 22 is high, the output terminals Q of the FF<sub>1</sub> and FF<sub>2</sub> take the low conditions irrespective of whether the condition of the output signal of the COMP<sub>1</sub> is high or low, that is, in either the case where a voltage generated across the current detecting resistor  $R_{SA}$  exceeds the output voltage of the VREF<sub>1</sub> or the case where the former voltage is below the latter voltage. As a result, the turned-on conditions of the transistors Q<sub>1</sub> and Q<sub>3</sub> are kept.

Provided that a period of time when the rectangular wave 22 is high is called a "compulsory turn-on period", the forced turn-on period corresponds to a period of time when the voltage of the sawtooth wave 21 attenuates. Also, the forced turn-on period corresponds to an initial stage of start of the current supply operation. When the current supply operation is started, there is the case where noises are generated by a through current which may flow in a reverse recovery time of the flywheel diode D<sub>1</sub> or D<sub>2</sub> or a through current which may flow due to a capacitance component of the inductive load  $L_A$ . However, the initial period of start of the current supply operation is taken as the forced turn-on period, thereby ignoring the output of the COMP<sub>1</sub>. Therefore, even in the case where the output of the COMP<sub>1</sub> is inverted by the noises, there is no fear that an erroneous operation of erroneously stopping the current supply operation is generated.

When the forced turn-on period is completed, the rectangular wave 22 and the rectangular wave 24 turn into low conditions and hence the reset terminals R of the FF<sub>1</sub> and FF<sub>2</sub> are brought into low conditions. The condition of the output terminal Q of the FF<sub>1</sub> or FF<sub>2</sub> is determined in accordance with the condition of the set terminal S when the condition of the reset terminal R is low. Accordingly, in the case where the output of the COMP<sub>1</sub> has taken a high condition as the result of the increase of a current supplied from the power source E in the compulsory turn-on period, the output terminals Q of the FF<sub>1</sub> and FF<sub>2</sub> immediately turn into high conditions, thereby bringing the transistors Q<sub>1</sub> and Q<sub>3</sub> into turned-off conditions.

On the other hand, in the case where the output of the COMP<sub>1</sub> is low at a point of time when the compulsory turn-on period is completed, the conditions of the output terminals Q of the FF<sub>1</sub> and FF<sub>2</sub> remain as they were low and the transistors Q<sub>1</sub> and Q<sub>3</sub> maintain the turned-on conditions. In time, however, the current supplied from the power source E to the inductive load  $L_A$  increases so that the output of the COMP<sub>1</sub> is inverted.

In this case, since the condition of the rectangular wave 22 is low and hence the condition of the reset terminal R of the FF<sub>1</sub> is low, the output terminal Q of the FF<sub>1</sub> turns into a high condition in accordance with the inversion of the output of the COMP<sub>1</sub>, thereby turning the transistor Q<sub>1</sub> off. But, a state of the reset terminal R of the FF<sub>2</sub> differs in accordance with the condition of the rectangular wave 24.

Assume that a period of time from the start of a compulsory turn-on period until the turn of the rectangular wave 24 from a low condition into a high condition is called a power source regeneration period and a period of time from the turn of the rectangular wave 24 into the high condition until the start of a forced turn-on period in the next driving period T is called a commutation period. In the case where the output of the COMP<sub>1</sub> is inverted in the power source regeneration period, the output terminal Q of the FF<sub>2</sub> turns from a low condition into a high condition and hence the transistor Q<sub>3</sub> is also turned off so that a power source regeneration operation is started. When a commutation period is started after the power regeneration period is completed, the transistor Q<sub>3</sub> is turned on again so that the power source regeneration operation transfers to a commutation operation.

Then, a current is supplied from the power source E to the inductive load  $L_A$  by virtue of a current supply operation. Thus, the power source regeneration operation and the commutation operation are performed in a well-balanced manner.

In this way, the operation differs in accordance with whether the point of time of inversion of the output of the COMP<sub>1</sub> is in the power source regeneration period or in the commutation period. Therefore, more detailed explanation will be made by use of Fig. 3 with the A and B phases of the two-phase stepping motor being applied to the former and latter cases, respectively. Herein, it is assumed that currents flowing through the A-phase and B-phase inductive loads  $L_A$  and  $L_B$  are  $I_{LA}$  and  $I_{LB}$  respectively and the values of the output voltages of the VREF<sub>1</sub>'s in the control circuits 3A and 3B reduced to current values are IREF<sub>A</sub> and IREF<sub>B</sub> respectively.

First, it is assumed that the currents flowing through the inductive loads  $L_A$  and  $L_B$  begin to increase at a point (P11 or P21) of time of turn of the rectangular wave 22 from a low condition into a high condition, and the current  $I_{LA}$  flowing through the A-phase inductive load  $L_A$  reaches the upper limit current IREF<sub>A</sub> (or a current having an amplitude with which the COMP<sub>2</sub> is inverted) at a point P12 in a power source regeneration period when the condition of the rectangular wave 24 is low whereas the current  $I_{LB}$  flowing through the B-phase inductive load  $L_B$  reaches the upper limit current IREF<sub>B</sub> at a point P22 in a commutation period when the condition of the rectangular wave 24 is high.

In such circumstances, the output of the COMP<sub>1</sub> in the control circuit 3A is first inverted from a low condition to a high condition at the point of time P12 when the current  $I_{LA}$  flowing through the inductive load  $L_A$  reaches IREF<sub>A</sub>. Thereby, the set terminals S of the FF<sub>1</sub> and FF<sub>2</sub> in the control circuit 3A turn into a high condition. In the power source

As explained in the foregoing, the start of a current supply operation for the A-phase inductive load  $L_A$  and the start of a current supply operation for the B-phase inductive load  $L_B$  are determined by the time constant of one series circuit of the timing resistor  $R_T$  and the timing condenser  $C_T$  and one timing signal generating circuit 7 and are therefore simultaneous with each other. Accordingly, there is no fear that the timings of start of both the current supply operations deviate from each other. As a result, there is no fear that noises or vibrations caused by beats are generated.

The above-mentioned series of operations concern the case where currents flow to the inductive loads  $L_A$  and  $L_B$  are switched to keep the values thereof constant. In the inductive load driving apparatus 2, however, the amplitudes of switching currents flow to the inductive loads  $L_A$  and  $L_B$  can be changed by changing the output voltages of the reference power sources  $VREF_1$  and  $VREF_2$  for current comparison in the control circuits 3A and 3B.

The change of the flown switching current will be explained in Fig. 4 with the A-phase inductive load  $L_A$  taken as an example. Herein, it is assumed that from a steady state in which a constant level of the current  $IREF_A$  is maintained, the switching current flowing through the inductive load  $L_A$  is changed to  $IREF'_A$  at a point P31 of time by reducing the output voltage of the reference power source  $VREF_1$  for current comparison.

Each of the current levels  $IREF_A$  and  $IREF'_A$  is a current value with which the output of the  $COMP_1$  in the control circuit 3A is inverted. Assume that at a point of time of completion of a compulsory turn-on period, a current flowing through the inductive load  $L_A$  has already exceeded  $IREF'_A$  and the  $COMP_1$  has taken a high condition. At the point of time of completion of the forced turn-on period, the transfer to a power source regeneration operation is immediately made. When there turns into a commutation period, the transfer from the power source regeneration operation to a commutation operation is made.

In the case where there transfers from that state to a current supply operation, it is general that the current  $I_{LA}$  flowing through the inductive load  $L_A$  remains over  $IREF'_A$  and hence the transfer to the power source regeneration operation is made immediately after the completion of a compulsory turn-on period.

The above operation is repeated until the current  $I_{LA}$  flowing through the inductive load  $L_A$  at the point of time of completion of a compulsory turn-on period is below  $IREF'_A$ .

Even in such a transient state, a current is supplied from the power source E. This is made for causing the flow of a current through the current detecting resistor  $R_{SA}$  to detect the amplitude of the current  $I_{LA}$  through the inductive load  $L_A$  so that the return to a steady state is immediately made when the current  $I_{LA}$  is below the current  $IREF'_A$  which is a reference current.

Also in this transient state, the driving period T follows the oscillating period of the sawtooth wave 21 as in the steady state with no difference between the transient state and the steady state. The operations for the A and B phases are synchronous with each other so that a current supply operation, a power source regeneration operation and a commutation operation for the A phase are started simultaneously with those for the B phase, respectively.

On the other hand, in the transient operation, the transfer to the power source regeneration operation is made immediately after the completion of the compulsory turn-on period, unlike the steady state. Therefore, a period of time in one driving period T when the power source regeneration operation is performed is long as compared with that in the steady state. Accordingly, the current  $I_{LA}$  flowing through the inductive load  $L_A$  rapidly attenuates, thereby enabling the quick arrival to the intended current  $IREF'_A$ .

In the above-mentioned inductive load driving apparatus 2, bi-polar transistors are used as the semiconductor switching elements. However, insulated gate transistors (MOSFET's) may be used. The flywheel diodes may include various rectifying elements such as pn junction diodes, Schottky diodes or the like.

Though the above-mentioned inductive load driving apparatus 2 has an IC structure, the present invention may include a multi-chip module having the transistors  $Q_1$  to  $Q_4$  and the flywheel diodes  $D_1$  to  $D_4$  as single chips and a hybrid IC.

Inversely, a structure having the timing resistor  $R_T$  and the current detecting resistor  $R_S$  incorporated therein may also be included in the present invention.

Since a power source regeneration operation and a commutation operation can be performed in a well-balanced manner, a high-frequency driving can be performed with a switching current having a small ripple.

Even if a plurality of inductive loads are driven, there is no fear that noises or vibrations caused by beats are generated.

When a switching current level flown to an inductive load is to be reduced, the reduction can be made quickly.

## Claims

1. An inductive load driving method for controlling a current flowing an inductive load ( $L_A$ ), said current being supplied in both forward and reverse directions by an H-bridge circuit (4A) including four semiconductor switching elements ( $Q_1$ - $Q_4$ ) and flywheel diodes ( $D_1$ - $D_4$ ) respectively connected to said semiconductor switching elements, said inductive load driving method comprising at least two of:

FIG. 1

2






FIG.3



**FIG.5**







European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

DOCUMENTS CONSIDERED TO BE RELEVANT			EP 97113903.5
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 6)
A	<u>US 5032780 A</u> (HOPKINS) 16 July 1991 (16.07.91), column 1, line 37 - column 3, line 61, column 4, line 15 - column 5, line 32, fig. 1-3. --	1, 2, 4, 5	H 02 P 8/12
A	Patent Abstracts of Japan, Vol. 95, No. 5, 30 June 1995; & JP 7-39194 A (FUJITSU), 07 February 1995. --	1, 2, 4, 5	
A	<u>EP 0196543 A2</u> (KOLLMORGEN TECHNOLOGIES) 08 October 1986 (08.10.86), abstract, page 4, line 27 - page 7, line 8, fig. 1-5. ----	1, 4	
			TECHNICAL FIELDS SEARCHED (Int. Cl. 6)
			H 02 P
The present search report has been drawn up for all claims			
Place of search		Date of completion of the search	Examiner
VIENNA		18-12-1997	HAJOS
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	